a thread identification pipeline in parallel with the instruction decode pipeline and the valid bit pipeline, the thread identification pipeline having the same predetermined number of pipe stages in parallel with the predetermined number of pipe stages of the instruction decode pipeline and the valid bit pipeline, the thread identification pipeline to associate a thread identification at each pipe stage with each instruction being decoded in the instruction decode pipeline.

1 38. (New) The pipelined instruction decoder of claim 37 further comprising:

a pipeline controller coupled to the instruction decode pipeline, the valid bit pipeline, and the thread identification pipeline, the pipeline controller to separately control the clocking of each pipe stage of the instruction decode pipeline, the valid bit pipeline, and the thread identification pipeline.

39. (New) The pipelined instruction decoder of claim 38 wherein

the pipeline controller includes clear logic for each pipe stage, the clear logic to control the invalidation of instructions in each pipe stage of the instruction decode pipeline by

setting a valid bit in a respective pipe stage of
the valid bit pipeline to indicate an invalid
instruction.

1 40. (New) The pipelined instruction decoder of 2 claim 38 wherein 3 the pipeline controller includes 4 powerdown logic to analyze the valid 5 indicator of each pipe stage to determine if a next pipe stage is to be powerdowned and to 6 7 determine if a pipe stage is to be stalled; and clock control logic to determine if 8 9 respective clock signals to a pipe stage of the 10 instruction decode pipeline, the valid bit 11 pipeline, and the thread identification pipeline 12 are to be stopped to conserve power or preserve 13 data during a stall.

1 41. (New) The pipelined instruction decoder of

2 claim 38 wherein

3 the powerdown logic of the pipeline controller to

4 analyze the valid bit of each pipestage to determine if any

5 pipestage should be stalled,

6 the powerdown logic including

7 an exclusive-OR (XOR) gate to exclusively OR

8 a thread identification of a next to last pipe

42P7098C

9	stage with a thread identification of a stall to
10	determined if they match, and
11	a first AND gate to AND a valid bit of the
12	next to last pipe stage with an output of the XOF
13	gate,
14	in order to determine if a pipe stage prior
15	to the next to last pipe stage should be stalled.
1	42. (New) The pipelined instruction decoder of
2	claim 41 wherein
3	the powerdown logic further including,
4	a second AND gate to AND the valid indicator
5	of the pipe stage for which the determination is
6	being made with the valid indicator of the next
7	pipe stage, and
8	a third AND gate to AND an output of the
9	second AND gate with an output from the first AND
10	gate,
11	in order to determine if a pipe stage other
12	than the next to last pipe stage should be
13	stalled.